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Abstract— State-of-the-art SOI transistors require a very
small body. This paper examines the effects of body thinning
and thin-gate oxide in SOI MOSFETs on their electrical char-
acteristics. In particular, the influence of film thickness on the
interface coupling and carrier mobility is discussed. Due to
coupling, the separation between the front and back channels
is difficult in ultra-thin SOI MOSFETs. The implementation
of the front-gate split C-V method and its limitations for de-
termining the front- and back-channel mobility are described.
The mobility in the front channel is smaller than that in the
back channel due to additional Coulomb scattering. We also
discuss the 3D coupling effects that occur in FinFETs with
triple-gate andΩ-gate configurations. In low-doped or tall fins
the corner effect is suppressed. Narrow devices are virtually
immune to substrate effects due to a strong lateral coupling
between the two lateral sides of the gate. Short-channel effects
are drastically reduced when the lateral coupling screens the
drain influence.
Keywords— MOSFET, SOI, ultra-thin silicon, multiple-gate,
mobility, coupling effect, thin gate oxide, gate-induced floating
body effect, drain-induced virtual substrate biasing.
1. Introduction
As CMOS is scaled down, the introduction of silicon-on-
insulator (SOI) structures is inevitable for improving the
short-channel effects, speed, and subthreshold swing. The
SOI thickness should be 3–4 times smaller than the channel
length and, therefore, stands as a critical parameter for the
integration. On the other hand, thin-gate oxides are also
necessary for improving the device performance. In this
paper, we discuss a number of issues related to the down-
sizing of planar SOI transistors, focusing on the problems
induced by the body thinning and thin gate oxide. A more
advanced approach is to use multiple-gate SOI transistors
like FinFETs [1] (Fig. 1a), triple-gate FETs [2] (Fig. 1b)
or existing variants [3–5] (Fig. 1c). We demonstrate that
interesting coupling effects in longitudinal, lateral and ver-
tical directions arise leading to new phenomena. Due to
the electrostatic influence of the top and bottom gates, the
surface potential and threshold voltage can vary along the
lateral gate. Then a bi-dimensional threshold voltage may
be observed, depending on the location in the channel. The
influence of the back-gate and drain potential, detrimental
for single-gate short SOI structures, is also expected to be
modified using triple-gate structures because of the three-
dimensional coupling.
Fig. 1. FinFET (a) and triple-gate FET (b) structures. Variants
of triple-gate FETs such as Π- and Ω-gate FETs (c).
2. Ultra-thin SOI MOSFETs
The SOI film thinning improves the electrostatic control
and the device scalability, but also causes special coupling
and transport effects.
2.1. Coupling effect
An investigation of the coupling effect between the front
and back interfaces (i.e., the front-channel threshold volt-
age VT1 as a function of the back-gate voltage VG2, and
vice-versa VT2(VG1) [6, 7]) can provide useful information
for determining whether one or two channels are created
in an SOI film. This is an important point for designing
double-gate MOSFETs or FinFETs, since their electrical
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characteristics are affected by volume inversion [8]. Fur-
thermore, the coupling effect is an essential operation prin-
ciple for devices in which the threshold voltage is controlled
by several gates.
Figures 2a and 2b show the coupling effect between the
front and back interfaces in long- and short-channel SOI
NMOSFETs. The transconductance curves of a short chan-
nel exhibit a single peak (Fig. 2a); however, a plateau
appears for a long channel (Fig. 2b) due to the forma-
Fig. 2. Transconductance (δ Id/δVG1) in SOI NMOSFET versus
gate voltage VG1 with the back-gate bias VG2 as a parameter for
(a) a short SOI MOSFET (L = 0.5 µm) and (b) a long SOI MOS-
FET (L = 100 µm). The plateau due to the back-channel activa-
tion is evident for a long transistor. In both cases, TSi = 15 nm,
TBOX = 400 nm, Tox = 2 nm, W = 100 µm, and VD = 50 mV.
The doped body (NA ≈ 4 · 1017 cm−3) was thinned by sacrificial
oxidation, except in the source/drain regions.
tion of a back inversion layer at the film-BOX inter-
face before the front-channel inversion is created [9]. The
back-channel characteristics at various front-gate biases are
similar, i.e., the transconductance of a short channel ex-
hibits a single peak [10].
Another interesting feature is that the VT 1 (VG2) curve is
superimposed on the VG1 (VT2) one for a short channel
(Fig. 3a) while the two curves are different for a long chan-
Fig. 3. (a) Front-channel threshold voltage VT 1 versus back
gate bias VG2 and back-channel threshold voltage VT 2 versus
front-gate bias VG1. Threshold voltages were extracted from the
transconductance peak. In a short channel, the two curves are
different. (b) In a long channel, the two curves are different.
At point A, both the front and back channels are simultaneously
inverted.
nel (Fig. 3b). The coupling curves for a long channel are
described by [7]:
∆VT1 ≈−CBOXCox ∆VG2 , (1)
∆VG1 ≈−CBOXCox
Csi +Cox
Csi
∆VT2 , (2)
where Csi = εsi/TSi, Cox = εox/Tox, and CBOX = εox/TBOX
represent the capacitances of the depleted film, gate oxide
and buried oxide (BOX), respectively.
The cross-point of these curves (point A in Fig. 3b) in-
dicates the voltage condition at which the front and back
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channels are simultaneously inverted [11]. If VG2 is larger
than this value, when sweeping VG1, the back channel is in-
verted before the front channel. On the other hand, if VG2
is smaller than this value, only the front channel is inverted
by sweeping VG1. Thus, the inverted channel can clearly
be identified from point A.
In the case of an extremely thin SOI layer (Csi >> Cox),
Eq. (2) can be rewritten as:
∆VG1 ≈−CBOXCox ∆VT2 . (3)
Since the slope of this equation is the same as that of
Eq. (1), it is difficult to separate the two curves.
Furthermore, for high series resistance once the back chan-
nel is inverted, the formation of the front channel could be
masked: the transconductance curve obtained by sweeping
VG1 shows a single-peak structure due to the back channel
only [10]. Thus, the results in Fig. 2a and Fig. 3a can be
Fig. 4. (a) Transconductance (δ ID/δVG1) versus front-gate volt-
age with the back-gate bias as a parameter for the undoped thin-
SOI (initial wafer doping was NA = 5 · 1014 cm−3) NMOSFET.
VD = 10 mV, W = 10 µm, L = 0.05 µm. The average SOI thick-
ness was 9 nm on the wafer. The gate oxide thickness is ap-
proximately 1 nm. (b) Threshold voltage Vth versus back gate
voltage VG2, VD = 10 mV. At point B where the slope changes,
both sides are inverted simultaneously.
understood as follows: for a short channel, the back-channel
plateau transforms into a peak. When measuring VT1(VG2),
the beginning of the plateau appears as a peak and can
be mistaken as VT 1. This peak shows the threshold of the
back channel; it actually corresponds to VG1(VT2) as con-
firmed by our direct back-channel measurements VT2(VG1).
The point where the slope of the curve changes (around
VG2 = 20V in Fig. 3a) corresponds to the voltage condition
at which the front and back channels are simultaneously in-
verted.
As the SOI thickness or channel area decreases, the point
where the slope of the coupling curve changes is useful
to determine which channel is actually inverted; this iden-
tification is impossible from the transconductance curves
due to their single-peak shape [12]. Figure 4a reproduces
the transconductance curves exhibiting a single peak at
various VG2 applied to a short-channel SOI NMOSFET.
Figure 4b shows that the threshold voltage is due to the
front channel when VG2 is smaller than point B, and to
the back channel when VG2 is larger than point B. Note
that VG2 at point B is less than 0 V. Hence, the transcon-
ductance peak at VG2 = 0 V occurs due to the back chan-
nel. Transconductance and subthreshold slope deteriorate
because the channel is controlled through the gate oxide
and silicon body. Thus, this device is not suitable for oper-
ation at VG2 = 0 V. On the other hand, the transconductance
peak reaches a maximum value near the condition where
both channels are simultaneously inverted (VG2 ≈ −5 V
in Fig. 4b).
As the SOI thickness decreases below 10 nm, the cou-
pling effect theory should be revisited [13]. Figure 5 shows
Fig. 5. Surface potential of the front (VS1) and back (VS2) inter-
faces versus front-gate voltage (VG1) in the case of thick (50 nm)
and thin (10 nm) SOI. Back gate voltage VG2 =−20 V.
the simulated results of the surface potential variation with
the front-gate voltage for a negative back-gate bias. In
a thick-body MOSFET, as VG1 increases, the front chan-
nel is gradually inverted whereas the back-surface potential
does not change, remaining in accumulation. By contrast,
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in an ultra-thin body, both the front and back potentials
increase with VG1. This means that it becomes difficult to
keep one channel in accumulation while inverting the op-
posite channel. Additional simulations show that the poten-
tial distribution in a 5 nm thick body is quasi-flat. The two
channels merge in a single channel that covers the whole
film volume [13]. Ultra-thin SOI devices are also subject
to quantum effects: sub-band splitting which leads to an
increase in the threshold voltage and a modification of the
effective mass and scattering mechanisms.
2.2. Carrier mobility
The effect of the film thickness on mobility is important
for further CMOS performance and scalability. Figure 6
shows the mobility-thickness correlation in 10–20 nm thick
NMOSFETs with a 2-nm SiO2 gate oxide, in which SOI
thickness variations were locally caused by process fluctu-
ations. In short-channel MOSFETs, the mobility decreases
for thinner films, whereas in long MOSFETs the thickness
effect is insignificant. This difference is essentially due
to the series resistance. This argument applies to both the
front and back channels [14].
Fig. 6. Front- and back-channel field-effect mobilities versus
SOI film thickness for short (1 µm) and long (10 µm) chan-
nels. The field-effect mobility was determined from the transcon-
ductance peak. All the devices were probed on the same wafer.
The local film thickness was measured by ellipsometry and ver-
ified by analyzing the coupling between the front and back
channels. Tox = 2 nm and TBOX = 400 nm. The doped body
(NA ≈ 4 · 1017 cm−3) was thinned by sacrificial oxidation, except
in the source/drain regions.
The mobility is systematically lower at the front channel
than at the back channel, even after correcting for a low-
ered gate-oxide capacitance due to polysilicon depletion and
quantum capacitance of the inversion layer. Comparing the
effective mobility at the front and back channels makes the
origin of the mobility difference clear.
The front-gate split C-V method was used for determining
the carrier mobility and density, Ns, at both the front and
back channels. As shown in Fig. 7, a plateau is observed in
Fig. 7. Front-gate split C-V measurements for various substrate
voltages. TSi ≈ 16 nm. The frequency for split C-V measurement
is 5 kHz.
the C-V plot at large substrate voltages due to the creation
of the back channel [15]. The carrier density Ns of the
back channel can be obtained by integrating the capacitance
values specific to this region [16, 17]:
qNs Back (VG1, VG2) =
VG1∫
−∞
Cgc dVG1 . (4)
The effective field is determined from the equations for
thin SOI [18, 19]. The threshold voltage is calculated by
defining a corresponding inversion charge density [17].
There is, however, a limitation in this front-gate split
C-V method for evaluating the carrier density in the back
channel [17]. Figure 8 shows the relationship between
the back-channel threshold voltage VT 2 and front-gate volt-
Fig. 8. The relationship between the threshold voltage of the
back channel (VT 2) and the front-gate voltage (VG1) by the model
of Lim and Fossum. When the front interface is accumulated
(VT 1acc), the threshold voltage of the back channel becomes con-
stant. When the back gate is in region A and the front gate is
swept, only the front channel is inverted. When the back gate is
in region B and the front gate is swept, the back channel is turned
off and on by the front gate voltage. When the back gate is in
region C and the front gate is swept, the back channel cannot be
turned off by the front gate voltage because of the accumulation
layer at the front interface.
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age VG1 as modeled by Lim and Fossum [7]. For the back
gate bias in region A, only the front channel is activated by
applying the front-gate voltage. Thus, the carrier density
at the front channel can be evaluated by the front-gate split
C-V method. For the back gate bias in region B, the back
channel can be turned on and off by sweeping the front-
gate voltage. Thus, the carrier density at the back channel
can be evaluated by the front-gate split C-V method. On
the other hand, for the back gate bias in region C, when
VG1 is swept, it is impossible to cut off the back chan-
nel since VT 2 becomes constant when the front interface
is accumulated. Furthermore, in this region C, a careful
examination is required for getting the correct C-V curves.
The front-interface accumulation layer is not formed in-
stantly as there is no source for the majority carrier in
SOI films. A hysteresis in C-V and I-V is therefore ob-
served [15, 20]. Thus, the front-gate split C-V method
cannot be used for determining the carrier density at the
back channel in region C.
Fig. 9. Front-channel effective mobility (forVG2 = 0 V) and back-
channel effective mobility (for VG1 = −0.2,−0.3, and −0.4 V)
versus effective field.
Figure 9 shows the effective mobility of the front (µe f f ,F)
and back (µe f f ,B) channels evaluated by ID−VG and front-
gate split C-V method for our devices of Fig. 6. For low
|VG1|, µe f f ,B is clearly higher than µe f f ,F at the same ef-
fective field Ee f f . The mobility components µFl and µBl
which indicate the deviation from the “universal mobility”
curve were estimated by Matthiessen’s rule:
µ−1Fl,Bl(Ns) = µ
−1
e f f F,e f f B
(
Ns(Ee f f )
)− µ−1universal(Ee f f ) . (5)
This procedure removes the impact of phonon scattering.
Figure 10 shows that these mobility components depend
on Ns, which suggests the role of Coulomb scattering.
VG1 dependence of µe f f ,B in Fig. 9 is explained by the
change in Ns. At a constant Ee f f , Ns decreases with a more
negative VG1, which results in a reduced charge-screening
effect.
Furthermore, since µFl < µBl , an additional scatter-
ing mechanism would affect only the front channel.
We extract µadd on the basis of the mobility difference
between the two channels as follows:
µ−1add(Ns) = µ−1Fl (Ns)− µ−1Bl (Ns) . (6)
Note that the mobility limited by Coulomb scattering on
film impurities is now eliminated. The dependence of µadd
on Ns (Fig. 10) suggests that the presence of Coulomb scat-
Fig. 10. Mobility-lowering components of the front channel µFl
and back channel µBl determined from Eq. (5). The additional
mobility-lowering component µadd of the front channel was de-
rived from Eq. (6).
tering centers at the front channel is responsible for the mo-
bility difference between the two channels. Remote scatter-
ing centers from the polysilicon gate are possible candidates
and should be considered for thin-gate oxides [21].
2.3. Thin gate oxide
An important effect in SOI MOSFETs with ultra-thin ox-
ides is the gate-induced floating-body effect (GIFBE) [22].
This effect is caused by the tunneling current from the va-
lence band of the SOI film into the gate [23], which charges
the body with majority carriers. The body potential is de-
termined by the balance between the body charging via
direct tunneling current and the carrier recombination in
the body or junctions. Due to the GIFBE, the transcon-
ductance curve becomes distorted giving rise to a second
peak, as shown in Fig. 11.
The GIFBE occurs even in FD MOSFETs, especially when
the back interface is biased close to accumulation [24].
The standard method to determine the mobility in FD SOI
MOSFETs consists of eliminating the interface coupling by
accumulating the opposite channel. Figure 11 shows that
the second peak of transconductance due to the GIFBE
becomes larger than the genuine peak. If the “maximum”
transconductance is misused, then the field-effect mobility
is overestimated.
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Fig. 11. Transconductance as a function of the front gate voltage
for different back-gate biases from 0 V to –10 V in a FD SOI
MOSFET. TBOX = 145 nm, Tox = 1.6 nm, and TSi = 17 nm. The
“second peak” appears due to the GIFBE.
3. Non-planar multiple-gate
SOI transistors
3.1. Corner effects
Triple-gate devices feature a non planar silicon/oxide in-
terface involving corners (Fig. 1b). In each corner re-
gion (Fig. 12a), the coupling between the adjacent gates
induces a local lowering of the threshold voltage. This par-
asitic channel may cause an increase of the off-state leakage
current. In order to characterize the threshold voltage in-
homogeneity, we performed numerical simulations. The
“local” threshold voltage of the different channel regions
was extracted from the electrical characteristics. First, the
“global” threshold voltage VT G was determined from the
second derivative of the drain current versus gate voltage
curve. Then, the electron density for VG = VT G was cal-
culated all along the channel. Finally, using the relation-
ship between the threshold voltage and the inversion charge,
a “local” threshold voltage was calculated:
V LOCALT = VTG−
QINV
COX
. (7)
The local threshold voltage along the vertical channel for
undoped FinFET and triple-gate (TriGate) transistors is
plotted in Fig. 12b. The threshold of a triple-gate structure
is found to decrease near the top gate. For FinFETs, the
deactivation of the top channel by the nitride hard mask
suppresses the drop of the threshold voltage and the profile
is roughly flat along the channel.
The ∆VT is defined as the maximum threshold lowering
along the vertical axis. In Fig. 13, ∆VT is plotted as
a function of the fin height for FinFETs and triple-gate
FETs, with low and high doping. As expected, tall fins
Fig. 12. (a) Cross-section of a triple-gate structure showing
the electrostatic interactions leading to corner effects. (b) Lo-
cal threshold voltage along the vertical channel for low doped
(NA = 1015 cm−3) FinFET and triple-gate FET with WFIN =
50 nm, HFIN = 50 nm, and LG = 0.5 µm.
Fig. 13. ∆VT versus fin height HFIN for FinFET and triple-gate
structures with low (NA = 1015 cm−3) and high (NA = 1018 cm−3)
body doping. WFIN = 50 nm, LG = 500 nm.
exhibit a lower ∆VT because of a smaller top-gate influ-
ence. In FinFETs the threshold voltage shift is efficiently
reduced due to their quasi-double gate operation. A low
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doping clearly attenuates the threshold voltage shift for both
FinFET and triple-gate architectures. Although the thresh-
old voltage non-uniformity increases with the doping level,
∆VT shift due to the non-planar triple-gate configuration
is smaller than 25 mV, indicating a weak impact of the
corners.
3.2. Lateral versus vertical coupling
The ΩFETs are triple-gate transistors where the lateral
gates penetrate within the BOX (Fig. 1c) [5]. A wide
ΩFET behaves as a single-gate fully depleted (FD SOI) de-
vice rather than a FinFET. Changing the back-gate bias VG2
from −15 to +15 V results in a lateral shift of the current
and transconductance characteristics (Fig. 14a). The back-
channel activation is visible on transconductance curves as
a plateau (for VG2 = +15 V and VG = −0.5 V, see also
Fig. 2b).
Fig. 14. (a) Transconductance gM versus gate voltage VG for
a wide (WFIN = 2 µm) ΩFET. The back-gate voltage VG2 varies
from −15 to 15 V. (b) Transconductance gM versus gate volt-
age VG for a narrow (WFIN = 40 nm) ΩFET. The back-gate voltage
VG2 varies from −14 to 10 V.
For narrow devices (Fig. 14b), the substrate bias is no
longer effective. The silicon-BOX interface becomes con-
trolled by the fringing electric field penetrating from the
lateral gates into the channel (horizontal coupling) and into
the BOX. For instance, when the front gate is in accumu-
lation, it is impossible to invert the back channel even for
high back-gate bias.
The threshold voltage variation with substrate bias is shown
in Fig. 15. For wide devices, the change from substrate ac-
Fig. 15. Threshold voltage VT versus back-gate bias VG2 for
n-channel ΩFETs with various fin widths. VT was extracted using
a constant current method.
cumulation to substrate inversion is reflected by a linear
decrease of the threshold voltage, followed by a more rapid
drop due to the activation of the back channel (1D Lim
and Fossum model, see also Fig. 3 [7]). As noted above,
the lateral gates can screen the narrow silicon body from
the back-gate influence. In Fig. 15, it is seen that for de-
vices with very small fin width the threshold voltage is
rather insensitive to back-gate voltage. In ΩFET devices,
the control of the body and back channel by the main gate
is better than in FinFETs.
The potential distribution in the channel of a triple-gate
structure can be analytically calculated by adapting the
model proposed for four-gate FETs [25]. The variation
of the threshold voltage when the back-gate is biased into
depletion (vertical coupling: Eq. (1)) can then be rewritten
to take into account the influence of the lateral coupling:
α(W, H) =
∂VT 1
∂VG2
=

 2
√
2
sinh
(
2
√
2
H
W
)


CW (W )
Cox
1 + 2
√
2
tanh
(
2
√
2 H
W
) CW (W )CBOX
,
(8)
where CW = εSi/WFIN , Cox and CBOX are respectively the
lateral silicon film capacitance, front and back oxide capac-
itances.
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In Fig. 16, the 2D coupling coefficient α , which gen-
eralizes Fossum’s model [7], is plotted as a function of
the channel width. For a narrow triple-gate the coeffi-
cient is close to zero; this corresponds to the situation
where the lateral gates control perfectly the body, screen-
ing the influence of the back-gate. For a fully depleted
SOI configuration, i.e., W >> H, the coupling coeffi-
cient α is close to the classical value Tox/TBOX , given
in Eq. (1).
Fig. 16. Coupling coefficient ∆VT1/∆VG2 (back-gate biased
into depletion) as a function of the fin width in a triple-gate
transistor.
Practical implications of back-gate coupling in multiple-
gate FETs are related to resistance to harsh environment
with radiation or hot carrier injection, where charges
trapped into the BOX can modify the electrostatic potential
of the back interface. Radiation tests on ΩFET devices [26]
have shown that wide devices exhibit a 200 mV threshold
voltage shift after 500 krad exposure. By contrast, narrow
devices (50 nm) experience a quasi-null threshold voltage
variation. Narrow ΩFETs are therefore intrinsically im-
mune to radiation effects and could operate in very harsh
conditions.
3.3. Lateral versus longitudinal coupling – DIVSB
A dramatic short-channel effect in fully depleted SOI struc-
tures is the penetration of the electric field from the
drain into the buried oxide and underlying silicon sub-
strate (Fig. 17a). This fringing field tends to increase
the surface potential at the back interface (film-BOX). Be-
cause of the existing vertical coupling between the front
and back interfaces, the properties of the front channel are
degraded.
The potential profile in the buried oxide can be resolved
by conformal mapping [27]. Deriving the potential at
the body/BOX interface, the expressions of the back-
channel transverse field components can be calculated. The
source/body CBS(x) and drain/body CBD(x) capacitances
Fig. 17. (a) Schematics of the fringing fields leading to DIVSB
effect and (b) equivalent representation of buried oxide fringing
capacitances and source/drain virtual electrodes.
summarize the back-channel charge control by the source
and drain:
CBS/BD(x) =
εox
TBOX
1
exp
[ ±pi
TBOX
(
x± L
2
)]
−1
. (9)
A very interesting feature of this formalism is the fact that
the fringe capacitances CBD and CBS behave like the BOX
capacitance CBOX . This means that drain and source in-
fluence can be described by virtual electrodes located at
a varying distance from the body/BOX interface (Fig. 17b).
This is why the phenomenon is named DIVSB (drain in-
duced virtual substrate biasing) [27].
The 3D simulations were carried out to investigate the evo-
lution of DIVSB effect as a function of fin width. The
vertical potential profiles taken in the centre of the device
(at LG/2 and WFIN/2) are presented in Fig. 18. At low
drain voltage (10 mV, Fig. 18a) the potential depends ex-
clusively on the fin width. For narrow ΩFETs, the BOX
region located between the two lateral gates is totally under
control and the potential exhibits a peak. For wide devices,
the lateral gates have no influence. For high drain volt-
age (1.2 V, Fig. 18b) DIVSB effect is directly visible in
a short and wide device, where the potential in the BOX
is increasing as compared to a long and wide device. This
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Fig. 18. Vertical potential profiles in the centre of the fin.
Simulations are for short (open symbols) and long (closed sym-
bols), as well as for narrow (squares) and wide (triangles) de-
vices; (a) is simulated with a low drain voltage (VD = 10 mV) and
(b) with a high drain voltage (VD = 1.2 V); VG −VT = 300 mV,
and VG2 = 0 V.
critical problem is solved for narrow fins, where the poten-
tial profile in the BOX is roughly the same for long and
short devices.
4. Summary
Several dimensional effects taking place in modern SOI
MOSFETs have been reviewed. In planar transistors, the
film thickness plays a crucial role. The coupling effects are
amplified in ultra-thin films preventing the separation be-
tween the front and back channels. The coexistence of ac-
cumulation in the back channel with inversion in the front
channel becomes equally difficult. In addition, the high
series resistance caused by film thinning can mask the ac-
tivation of one channel. The method for determining the
inverted channel was described.
The carrier mobility in ultra-thin SOI MOSFETs can be
extracted by adapting the front-gate split C-V method to
the back channel. It was found that the mobility in the front
channel is smaller than that in the back channel due to
Coulomb scattering. The possibility of misevaluation of the
carrier mobility, due to direct tunneling from the valence
band through very thin gate oxides and related floating-
body effects, was pointed out.
In non-planar FinFET-like transistors, additional size and
coupling effects are induced by the multiple gates. We
showed that the corner effect, i.e., the influence of a gate
on the threshold voltage of an adjacent gate, is very small
when using low-doped bodies or tall fins. The back-gate
influence, which can modify the threshold voltage of the
device and activate a back-channel, is screened for narrow
fins by the strong coupling between the lateral gates. The
drain-to-BOX coupling and the radiation effects are also
reduced in narrow devices by the interaction of the lateral
gates.
This paper addressed a number of SOI mechanisms that re-
quire further modeling, characterization and control. How-
ever, the use of SOI technology is not debatable. SOI is
the necessary solution for extending the miniaturization of
CMOS circuits.
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